



computer
systems

Industrieweg 17 - Postbus 298 - 3400 AG IJsselstein - Tel. 03408 - 88111

THT wente

RX02

Diagnostic Manual

Version 2

JUNE 1981 - MICRO TECHNOLOGY, INC.

18401
Kuwait, Czechoslovakia
Soviet Union

2010-02-28 10:10:00


REVISIONS TO THE RX02 DIAGNOSTIC MANUAL

The RX02 diagnostic has been modified to also test the MXV22 controller. The changes are for the most part transparent to the operator. The program version displayed at start-up is Version 2A. Minor changes were made to the test programs and the new listings are in Section 4.

The following changes should be made to this document:


1. Version 2 should be changed to Version 2A.
2. References to the MXV21 should be changed to MXV21/MXV22.

Note that the old version of the diagnostic will not operate with 22-bit addressing enabled and will not test four drives simultaneously.



PREFACE

The Micro Technology, Inc. RX02 diagnostic performs various tests to confirm that the MXV21 controller is functioning properly. Prompts are displayed to assist in selecting which test(s) to operate. Error messages identify detected failures.



PREFACE

The Micro Technology, Inc. RX02 diagnostic performs various tests to confirm that the MXV21 controller is functioning properly. Prompts are displayed to assist in selecting which test(s) to operate. Error messages identify detected failures.





TABLE OF CONTENTS

SECTION		PAGE
1	DIAGNOSTIC OPERATION.....	1-1
	1.1 Starting the Diagnostic.....	1-1
	1.2 Operator Prompts.....	1-1
2	TEST DESCRIPTION.....	2-1
	2.1 Test 1.....	2-1
	2.2 Test 2.....	2-1
	2.3 Test 3.....	2-1
	2.4 Test 4.....	2-1
	2.5 Test 5.....	2-2
	2.6 Test 6.....	2-2
	2.7 Test 7.....	2-2
	2.10 Test 10.....	2-2
	2.11 Test 11.....	2-3
	2.12 Test 12.....	2-3
	2.13 Test 13.....	2-3
	2.14 Test 14.....	2-4
	2.15 Test 15.....	2-4
	2.16 Test 16.....	2-4
	2.17 Test 17.....	2-5
	2.20 Test 20.....	2-5
	2.21 Test 21.....	2-5
	2.22 Test 22.....	2-6
	2.23 Test 23.....	2-6
3	ERROR MESSAGES.....	3-1
	3.1 RXCS Bits in Error.....	3-1
	3.2 RXDB Bits in Error.....	3-1
	3.3 Bad CRC Calculation.....	3-1
	3.4 Multiple Interrupts.....	3-1
	3.5 No Interrupts.....	3-2
	3.6 Deleted Data Bit not Set.....	3-2
	3.7 Illegal Sector not Detected.....	3-2
	3.8 Wrong Error Code.....	3-2
	3.9 Init Done or Drive Ready not Set.....	3-2
	3.10 Data from Fill/Empty Buffer Don't Match	3-3
	3.11 Seek Error.....	3-3
	3.12 RAM Addressing Error.....	3-3
	3.13 Can't Read Sector Header on Track.....	3-3
	3.14 Error during Read Sector.....	3-4
	3.15 Error during Write Sector.....	3-4

SECTION		PAGE
3	3.16 NXM Bit not Set..... 3.17 Error Bit not Set..... 3.18 Timeout or Bus Error..... 3.19 Illegal Instruction..... 3.20 Illegal Interrupt.....	3-4 3-4 3-5 3-5 3-5
4	DIAGNOSTIC LISTING.....	4-1



DIAGNOSTIC OPERATION

1.1 STARTING THE DIAGNOSTIC

The diagnostic can be booted from the diagnostic diskette. The diagnostic diskette is in RT-11 format so the diagnostic can also be read in using the RT-11 GET command and started at location 2000, which is the restart address. After the program is started, formatted scratch diskette(s) should be inserted in the drive(s) to be tested, and a carriage return entered to continue the program.

CAUTION

Any diskette inserted may be written on, so the diagnostic diskette should be removed.

1.2 OPERATOR PROMPTS

The prompt "INSERT SCRATCH DISKETTE(S)-TYPE CR TO START" provides the operator a chance to remove the diagnostic diskette. Insert formatted scratch diskettes in the drives to be tested and enter a carriage return. If the test is to be performed on a UNIBUS device type Y CR in response to the prompt "UNIBUS CONTROLLER?". To specify a single test to be performed, type Y CR in response to "TYPE Y TO SELECT A TEST". Typing anything else will perform all tests, 1 to 20, on each drive that is ready (all tests will run on one drive before starting on another). If a single test was selected, the display will prompt "ENTER TEST NUMBER OR REQUEST MENU". Type M CR to have a list of tests displayed or type the number followed by a carriage return to specify a test. After testing has started, a CTRL C will cause "TYPE R TO RESTART THE DIAGNOSTIC OR E TO LIST THE ERROR LOG. ANYTHING ELSE WILL CONTINUE THE SAME TEST" to be displayed.

NOTE

CR designates a carriage return.

1. What is the problem?

2. What is the cause?

3. What is the effect?

4. What is the solution?

5. What is the result?

6. What is the problem?

7. What is the cause?

8. What is the effect?

9. What is the solution?

10. What is the result?

11. What is the problem?

12. What is the cause?

13. What is the effect?

Possible responses are:

R CR -The diagnostic is restarted

E CR -The error log is displayed with errors listed by track number and error code number. To freeze the error log display, type CTRL S and to resume it type CTRL Q.

CR -The same test is started

NOTE

A CTRL C during a format or set media density operation is not acknowledged until the operation is completed.

TEST DESCRIPTION

2.0 Before a test is executed, the number of the test is displayed. A brief description of each test is given below. Test numbers are in octal.

2.1 Test 1

The test checks register communication.

1. 137776 is output to RXCS and the expected values of 5560 in RXCS and 33766 in RXDB are checked.
2. 177777 is output to RXDB and the expected value of 173767 is checked.
3. 0 is output to RXDB and the expected value of 0 is checked.

2.2 Test 2

The test checks that the initialize function sets RXCS correctly.

The initialize bit (bit 14) of RXCS is set and the initialize done and drive ready bits of RXCS are checked to verify that they are set (4040 in RXCS).

2.3 Test 3

The test checks controller interrupts.

RXCS is cleared, then interrupt enable (bit 6) is set. The number of interrupts is then checked to verify that exactly one interrupt occurs.

2.4 Test 4

The test checks the fill and empty buffer functions.

Various patterns are used to perform the fill buffer. Empty buffer is then operated and the data compared with the generating pattern.

The patterns used for the test are:

177777	052525	000000
125252	033333	

10 AUGUST 1967

After the above has been done, the following steps will be taken to insure that the information contained in the report is reliable:

1. The report will be checked by the author for accuracy and completeness.

2. The report will be checked by the author for consistency with other reports and data available.

3. The report will be checked by the author for consistency with other reports and data available.

The following steps will be taken to insure that the report is reliable:

1. The report will be checked by the author for consistency with other reports and data available.

2. The report will be checked by the author for consistency with other reports and data available.

3. The report will be checked by the author for consistency with other reports and data available.

4. The report will be checked by the author for consistency with other reports and data available.

5. The report will be checked by the author for consistency with other reports and data available.

6. The report will be checked by the author for consistency with other reports and data available.

7. The report will be checked by the author for consistency with other reports and data available.

8. The report will be checked by the author for consistency with other reports and data available.

9. The report will be checked by the author for consistency with other reports and data available.

10. The report will be checked by the author for consistency with other reports and data available.

2.5 Test 5

The test checks CRC generation.

CRC generation is checked using the following data patterns for sector data:

<u>Pattern</u>	<u>CRC Value</u>
000000	024510
125252	163776
052525	047023
033333	137265

2.6 Test 6

The test checks head positioning.

The heads are stepped one track at a time from track 0 to track 76 and back again. A read sector is performed on each track to confirm that the heads are positioned on the correct track. Both sides are tested on double-sided equipment.

2.7 Test 7

The test checks single density disk formatting.

The diskette is formatted in single density and then checked for bad blocks. Both sides are tested on double-sided equipment.

2.10 Test 10

The test checks double density disk formatting.

The diskette is formatted in double density and then checked for bad blocks. Both sides are tested on double-sided equipment.

2.11 Test 11

The test checks illegal track and sector processing.

2.11.1

A read command is issued for track 77. RXCS is checked to ensure that the error and done bits are set (bits 15 and 5, respectively). RXDB is checked to ensure that no status bits are incorrectly set. A read error code is performed to verify that the error code is 40.

2.11.2

A read command is issued for sector 0. RXCS is checked to ensure that the error and done bits are set, and RXDB is checked to ensure that no bits are set incorrectly. A read error code is performed to verify that the error code is 70.

2.12 Test 12

The test writes to random sectors and verifies the data.

Various patterns are used to write random sectors of random tracks (and random side for double-sided equipment). After each write the same sector is read to determine that the data are correct.

2.13 Test 13

The test checks deleted data writes.

A fill buffer is done, and a write sector with deleted data is performed on a random sector and track (and a random side on double-sided equipment). The data are then read from the sector and the deleted data bit (bit 6) of RXDB is checked to ensure that it is set. Finally, an empty buffer is performed to ensure the sector data are correct.

2.14 Test 14

The test checks that overwriting in a different density will not cause errors.

2.14.1

The diskette is formatted in double density. A set media density is done in single density and a bad block check is performed to ensure that no errors occurred.

2.14.2

The diskette is formatted in single density. A set media density is done in double density and a bad block check is performed to ensure that no errors occurred.

2.15 Test 15

The test checks that RAM addressing operates correctly.

2.15.1

A double density fill buffer is performed with all zeroes. A single density fill buffer with all ones is done, and then RAM is checked to ensure only the single density buffer region has changed.

2.15.2

A double density fill buffer is performed with all ones. A single density fill buffer with all zeroes is done, and then RAM is checked to ensure only the single density buffer region has changed.

2.16 Test 16

The test checks that a predetermined pattern can be written to random sectors.

1960. 1961. 1962. 1963. 1964. 1965. 1966.

1967. 1968. 1969. 1970. 1971. 1972. 1973.

1974. 1975. 1976. 1977. 1978. 1979. 1980.

1981. 1982. 1983. 1984. 1985. 1986. 1987.

1988. 1989. 1990. 1991. 1992. 1993. 1994.

1995. 1996. 1997. 1998. 1999. 2000. 2001.

2002. 2003. 2004. 2005. 2006. 2007. 2008.

The buffer data consist of each word containing its offset. The buffer data are then written to random sectors of random tracks (and random sides on double-sided equipment). The data are then read back to verify that the sector write was performed correctly.

NOTE

In particular, this test will verify that the special case of exactly four consecutive data one bits in double density is processed correctly. See paragraph 1.3.6 of the MXV21 Disk Controller Manual.

2.17 Test 17

The test checks that sector 1, track 1 of drive 0 is correctly read during initialization.

The test is only performed if a diskette is inserted in drive 0. Sector 1 of track 1 is written with all ones; an initialize is then performed, followed by an empty buffer. The data are then checked to ensure they consist of all ones.

2.20 Test 20

The test checks non-existent memory processing.

The test performs an empty buffer with a bus location that ensures that non-existent memory is accessed. The error bit (bit 15) of RXCS and the NXM bit (bit 8) of RXDB are checked to make sure they are set.

2.21 Test 21

The test verifies that random sectors can be written and read successfully.

A random value is written in each word of the buffer. The data are written on random sectors of random tracks (and random sides on double-sided equipment). The data are then read and compared to the original data to verify that the operation was performed correctly.

and the other two were 1.5% and 2.5% respectively. The results of the experiments are given in Table I. The results show that the yield of the polymer was increased with increasing the concentration of the initiator.

The effect of the concentration of the initiator on the yield of the polymer was studied by varying the concentration of the initiator from 0.5% to 2.5% and the results are given in Table II.

The effect of the concentration of the initiator on the yield of the polymer was studied by varying the concentration of the initiator from 0.5% to 2.5% and the results are given in Table II. The results show that the yield of the polymer was increased with increasing the concentration of the initiator.

The effect of the concentration of the initiator on the yield of the polymer was studied by varying the concentration of the initiator from 0.5% to 2.5% and the results are given in Table II. The results show that the yield of the polymer was increased with increasing the concentration of the initiator.

The effect of the concentration of the initiator on the yield of the polymer was studied by varying the concentration of the initiator from 0.5% to 2.5% and the results are given in Table II. The results show that the yield of the polymer was increased with increasing the concentration of the initiator.

2.22 Test 22

The test checks media wear.

The test loads the heads at tracks 0, 76, 1, 75, etc. The test attempts to load the heads at the same spot on each track. After the 77 head loads a bad block check is performed to check for media wear.

2.23 Test 23

The test aids in head alignment testing.

The test will position the heads to a selected track to assist in head alignment testing.

ERROR MESSAGES

3.0 The following messages are displayed to explain detected errors:

3.1 RXCS BITS IN ERROR

PC ddddd	EXP STA ddddd	REC STA ddddd
-------------	------------------	------------------

Where PC=program counter
EXP STA=expected RXCS
REC STA=received RXCS

3.2 RXDB BITS IN ERROR

PC ddddd	EXP STA ddddd	REC STA ddddd
-------------	------------------	------------------

Where PC=program counter
EXP STA=expected RXDB
REC STA=received RXDB

3.3 BAD CRC CALCULATION

PC ddddd	VALID ddddd	RCVD ddddd
-------------	----------------	---------------

Where PC=program counter
VALID=expected CRC value
RCVD=calculated CRC value

3.4 MULTIPLE INTERRUPTS

PC ddddd	VALID 1	RCVD ddddd
-------------	------------	---------------

Where PC=program counter
VALID=number of expected interrupts=1
RCVD=number of interrupts that occurred

CHURCH - 18

WEDNESDAY NOVEMBER ELEVEN TWENTY EIGHT

3.5 NO INTERRUPTS

LOCATION
ddddd

Where LOCATION=program counter

3.6 DELETED DATA BIT NOT SET

PC STATUS
ddddd dddddd

Where PC=program counter
STATUS=received RXDB

3.7 ILLEGAL SECTOR NOT DETECTED

PC EXP STA REC STA
ddddd 100040 dddddd

Where PC=program counter
EXP STA=expected RXCS (don't care bits masked off)
REC STA=received RXCS (don't care bits masked off)

3.8 WRONG ERROR CODE

PC VALID RCVD
ddddd dddddd dddddd

Where PC=program counter
VALID=expected error code
RCVD=received error code

3.9 INIT DONE OR DRIVE READY NOT SET

PC EXP STA REC STA
ddddd 204 dddddd

Where PC=program counter
EXP STA=expected RXDB (don't care bits masked off)
REC STA=received RXDB (don't care masked off)

3.10 DATA FROM FILL/EMPTY BUFFER DON'T MATCH

PC	GD LOC	G DATA	BD LOC	B DATA
ddddd	ddddd	ddddd	ddddd	ddddd

Where PC=program counter

GD LOC=address of value used for fill buffer

G DATA=value used for fill buffer

BD LOC=address of non-comparing value

B DATA=non-comparing value

3.11 SEEK ERROR

PC	REQTRK	CURTRK
ddddd	ddddd	ddddd

Where PC=program counter

REQTRK=requested track

CURTRK=track where heads stopped

3.12 RAM ADDRESSING ERROR

PC	GD LOC	G DATA	BD LOC	B DATA
ddddd	ddddd	ddddd	ddddd	ddddd

Where PC=program counter

GD LOC=address of value used for fill buffer.

G DATA= value used for fill buffer

BD LOC= address of non-comparing value

B DATA= non-comparing value

3.13 CAN'T READ SECTOR HEADER ON TRACK

PC	TRACK
ddddd	dd

Where PC=program counter

TRACK=track that contains bad sector header

3.14 ERROR DURING READ SECTOR

PC ddddd	STATUS ddddd	CODE ddd	SIDE d	TRACK dd	SECTOR dd
-------------	-----------------	-------------	-----------	-------------	--------------

Where PC=program counter
 STATUS=received RXCS
 CODE=error code
and SIDE, TRACK, SECTOR identify the sector that couldn't
be read

3.15 ERROR DURING WRITE SECTOR

PC ddddd	STATUS ddddd	CODE ddd	SIDE d	TRACK dd	SECTOR dd
-------------	-----------------	-------------	-----------	-------------	--------------

Where PC=program counter
 STATUS=received RXCS
 CODE=error code
and SIDE, TRACK, SECTOR identify the sector where the
write sector operation failed.

3.16 NXM BIT NOT SET

PC ddddd	EXP STA ddddd	REC STA ddddd
-------------	------------------	------------------

Where PC=program counter
 EXP STA=expected RXCS
 REC STA=received RXCS

3.17 ERROR BIT NOT SET

PC ddddd	EXP STA ddddd	REC STA ddddd
-------------	------------------	------------------

Where PC=program counter
 EXP STA=expected RXCS
 REC STA=received RXCS

3.18 TIMEOUT OR BUS ERROR

TRAP PC
ddddd

Where TRAP PC=location where a trap through location 4 occurred

3.19 ILLEGAL INSTRUCTION


TRAP PC
ddddd

Where TRAP PC=location where a trap through location 10 occurred

3.20 ILLEGAL INTERRUPT

VECTOR
ddddd


Where VECTOR=location of the vector of the illegal interrupt



DIAGNOSTIC LISTING

4.0

The following pages contain the listing of the Diagnostic.
The program counter values that appear in the error messages
correspond to locations in the listing.



1 TITLE MTI RX02 DIAGNOSTIC
2
3 COPYRIGHT (C) 1983

4
5 MICRO TECHNOLOGY INCORPORATED (MTI)
6 1620 MIRALOMA AVE
7 PLACENTIA, CALIFORNIA 92670

8
9 THIS SOFTWARE IS FURNISHED UNDER A LICENSE FOR USE ONLY
10 ON A SINGLE COMPUTER SYSTEM AND MAY BE COPIED ONLY WITH
11 THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS
12 SOFTWARE, OR ANY OTHER COPIES THEREOF, MAY NOT BE PROVIDED
13 OR OTHERWISE MADE AVAILABLE TO ANY OTHER PERSON EXCEPT
14 FOR USE ON SUCH SYSTEM AND TO ONE WHO AGREES TO THESE
15 LICENSE TERMS. TITLE TO AND OWNERSHIP OF THE SOFTWARE
16 SHALL AT ALL TIMES REMAIN IN MTI.

17
18 THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
19 AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY
20 MICRO TECHNOLOGY INCORPORATED. MTI ASSUMES NO RESPONSIBILITY
21 FOR ANY ERRORS THAT MAY OCCUR IN THIS SOFTWARE.

22
23 MTI ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY
24 OF ITS SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY MTI.


```

1          .ENABL  AHA
2          .NLIST  HE
3          .NLIST  CND
4          002000  000137  0000006  TEST!:  

5          002004  TEST  <CHECK RXCS AND RXDB>
6          002004  STEST
7          002012  013700  0000006  MOV  RXCS, R0 ;ADDRESS OF STATUS REGISTER
8          002016  012710  137776  MOV  $137776, (R0)
9          002022  000240  NOP
10         002024  000240  NOP
11         002026  012001  MOV  (R0)+, R1 ;SAVE FOR ERROR MESSAGE
12         002030  020137  0000006  CMP  R1, CDBBIT ;PROPER BITS SET?
13         002034  001413  BEQ  10$ ;BR IF SO
14         002036  SVALUE CCSBIT, R1 ;INSERT VALUES IN ERROR MESSAGE
15         002056  ERMSG 1 ;RXCS BITS IN ERROR
16
17         002064  011001  10$:!
18         002064  020137  0000006  MOV  (R0), R1
19         002066  020137  0000006  CMP  R1, CDBBIT ;PROPER BITS SET?
20         002072  001413  BEQ  20$ ;BR IF SO
21         002074  SVALUE CDBBIT, R1 ;"RXDB BITS IN ERROR"
22         002114  ERMSG 2 ;"RXDB BITS IN ERROR"
23         002122  012710  177777
24         002122  012710  177777
25         002126  000240  NOP
26         002130  000240  NOP
27         002132  011001  MOV  (R0), R1
28         002134  020137  0000006  CMP  R1, DDBBIT
29         002140  001413  BEQ  30$ ;30
30         002142  SVALUE DDBBIT, R1 ;ERRMSG 2
31         002162  ERMSG 2
32         002170  005010  30$:!
33         002170  005010  CLR  (R0)
34         002172  000240  NOP
35         002174  000240  NOP
36         002176  011001  MOV  (R0), R1
37         002200  001413  BEQ  40$ ;40
38         002202  SVALUE $0, R1 ;ERRMSG 2
39         002222
40         002230  40$:!

```

REFERENCES

Green, J. R. H. 1990. *Journal of Economic History*, 47, 103-125.

Green, J. R. H. 1991. *Journal of Economic History*, 48, 103-125.

Green, J. R. H. 1992. *Journal of Economic History*, 49, 103-125.

Green, J. R. H. 1993. *Journal of Economic History*, 50, 103-125.

Green, J. R. H. 1994. *Journal of Economic History*, 51, 103-125.

Green, J. R. H. 1995. *Journal of Economic History*, 52, 103-125.

Green, J. R. H. 1996. *Journal of Economic History*, 53, 103-125.

Green, J. R. H. 1997. *Journal of Economic History*, 54, 103-125.

Green, J. R. H. 1998. *Journal of Economic History*, 55, 103-125.

Green, J. R. H. 1999. *Journal of Economic History*, 56, 103-125.

Green, J. R. H. 2000. *Journal of Economic History*, 57, 103-125.

Green, J. R. H. 2001. *Journal of Economic History*, 58, 103-125.

Green, J. R. H. 2002. *Journal of Economic History*, 59, 103-125.


```
1      ; THIS TEST CHECKS THAT INITIALIZE DONE AND  
2      ; DRIVE READY ARE CORRECTLY SET AFTER PERFORMING  
3      ; AN INITIALIZE COMMAND.  
4 002230  
5 002230          TEST    <CHECK INITIALIZE COMMAND>  
6 002234          TEST    $TEST  
7 002242          012777  000000B 000000B  
8 002250          004737  000000B  
9 002254          103014  
10 002256         SVALUE $204,ESTAT  
11 002300         ERMSG 15   ;"INIT DONE/DRIVE READY NOT SET."  
12 002306         99$  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94
```




```
1 002306
2 002306
3 002312
4 002320 005077 0000006
5 002324 013700 0000006
6 002330 012046
7 002332 011046
8 002334 012740 002474
9 002340 012760 0000006 0000002
10 002346 005001
11 002350
12 002362 012777 0000006 0000006
13 002370 000240
14 002372 000240
15 002374 000240
16 002376
17 002410 020127 000001
18 002414 001420
19 002416 003004
20 002420
21 002426 000413
22 002430
23 002450
24 002456 012660 000002
25 002462 012610
26 002464 042777 0000006 0000006
27 002472 000402
28 002474
29 002474 005201
30 002476 000002
31 002500

TEST3: TEST <CHECK_INTERRUPT>
STEST
    CLR @RXCS
    MOV RXVEC, R0 ;GET VECTOR
    MOV (R0)+, (SP) ;SAVE
    MOV (R0)-, (SP)
    MOV #50$, -(R0) ;SET VECTOR
    MOV #PR7, 2(R0) ;PRIORITY
    CLR R1
    SETPR 0
    MOV #UNIT6_PRXUS ;ENABLE INTERRUPTS
    NOP ;WAIT FOR INTERRUPT
    NOP
    NOP
    SETPR 7
    CMP R1, #1 ;CHECK FOR INTERRUPT
    BEQ 40$ ;BRT IF OK
    BGT 30$ ;MULTIPLE INTERRUPTS
    ERMSG 5 ;NO INTERRUPTS.
    BR 40$ ;NO INTERRUPTS.
    SVALUE $1, R1 ;MULTIPLE INTERRUPTS*
    ERMSG 4 ;RESTORE VECTOR
    MOV (SP)+, 2(R0) ;RESTORE PSM
    MOV (SP)+, (R0) ;CLEAR INTERRUPTS
    BIC #BIT6, @RXCS
    BR 60$ ;NO INTERRUPTS.

    INC R1
    RTI
    60$:
```




1 ; THIS TEST WILL CHECK FILL AND EMPTY BUFFER FOR DIFFERENT
2 ; PATTERNS.
3 TEST4:
4 TEST <TEST FILL/EMPTY BUFFER FOR DIFFERENT PATTERNS>
5 STEST
6 002504 012701 00000G 10\$: MOV #PATRN1, R1 ;TABLE OF PATTERNS
7 002512 012701 00000G MOV (R1)+, R4
8 002516 012104 CMP R1,R4 ;DONE?
9 002520 020104 BEQ 99\$;BR IF SO
10 002522 001422 MOV #BUF1,R3
11 002524 012703 00000G JSR PC,BUFFIL ;FILL THE BUFFER WITH THE PATTERN
12 002530 004737 00000G MOV DENS,-(SP) ;SAVE THE DENSITY
13 002534 013746 00000G MOV \$400,DENS ;SET DOUBLE DENSITY
14 002540 012737 000400 JSR PC,FILLBF ;FILL BUFFER
15 002546 004737 00000G JSR FC,EMPFBF ;EMPTY BUFFER
16 002552 004737 00000G MOV (SP)+,DENS ;RESTORE DENSITY
17 002556 012637 00000G JSR PC,CMPBF ;COMPARE FILL AND EMPTY DATA
18 002562 004737 00000G MOV 10\$
19 002566 000753 BR 99\$
20 002570 99\$



```

1   1          ; THIS TEST WILL TEST CRC GENERATION BY DOING A SINGLE
2   1          ; DENSITY FILL BUFFER AND A DOUBLE DENSITY EMPTY BUFFER
3   1          ; AND CHECKING THAT THE CRC IS VALID.
4   1          ; TESTS:
5   1          TEST <TEST_CRC>
6   1          STEST
7   1          CLR      B22FLG    ;CLEAR 22 BIT ADDRESSING FLAG
8   1          MOV     RXCS,RO  ;CSR ADDRESS
9   1          MOV     $1,(RO)+ ;FILL BUFFER
10  1          JSR    PC,TRWAIT ;WAIT FOR TRANSFER READY BIT
11  1          BIT     $2000,0RXCS ;22 BIT ADDRESSING?
12  1          BEQ    24        ;BR IF NOT
13  1          INC     B22FLG
14  1          INC     B22FLG
15  1          INC     B22FLG
16  1          CLR     (RO)    ;WORD COUNT 0, SO ZERO FILL
17  1          JSR     PC,TRWAIT ;LOCATION
18  1          CLR     (RO)
19  1          TST     B22FLG    ;22 BIT ADDRESSING?
20  1          BEQ    4$        ;BR IF NOT
21  1          JSR     PC,TRWAIT ;WAIT FOR TRANSFER READY
22  1          CLR     (RO)
23  1          CLR     (RO)
24  1          CLR     (RO)
25  1          CLR     (RO)
26  1          CLR     (RO)
27  1          CLR     (RO)
28  1          CLR     (RO)
29  1          CLR     (RO)
30  1          CLR     (RO)
31  1          CLR     (RO)
32  1          CLR     (RO)
33  1          CLR     (RO)
34  1          CLR     (RO)
35  1          CLR     (RO)
36  1          CLR     (RO)
37  1          CLR     (RO)
38  1          CLR     (RO)
39  1          CLR     (RO)
40  1          CLR     (RO)
41  1          CLR     (RO)
42  1          CLR     (RO)
43  1          CLR     (RO)
44  1          CLR     (RO)
45  1          CLR     (RO)
46  1          CLR     (RO)
47  1          CLR     (RO)
48  1          CLR     (RO)
49  1          CLR     (RO)
50  1          CLR     (RO)
51  1          CLR     (RO)
52  1          CLR     (RO)
53  1          CLR     (RO)
54  1          CLR     (RO)
55  1          CLR     (RO)
56  1          CLR     (RO)
57  1          CLR     (RO)
58  1          CLR     (RO)
59  1          CLR     (RO)
60  1          CLR     (RO)


```



```

1 43 002764 023727 0002006 024510 CMP BUF1+200,$24510 ;CRC OKAY?
2 44 002772 001415 BEQ 20$ ;BR IF SO
3
4 45 002774 SVALUE $24510, BUF1+200
5 46 003016 ERMSSG 3 ;"INVALID CRC"
6 47 003024 000445 BR 99$ ;TABLE OF PATTERNS FOR CRC TEST
7
8 48 003026 20$! ;TABLE OF VALID CRC'S
9 49 003026 012701 0000006 #PATRN,R1
10 50 003032 012700 0000006 #CRCVAL,RO
11 51 003036 30$! ;TABLE OF VALID CRC'S
12
13 52 003036 012104 MOV (R1)+,R4
14 53 003040 001437 BEQ 99$ ;BR IF DONE
15 54 003042 40$! ;TABLE OF PATTERNS FOR CRC TEST
16 55 003042 012703 0000006 #BUF006
17 56 003046 004737 0000009 #BUF009
18 57 003052 013746 0000008 #BUF008
19 58 003056 005037 0000006 #BUF006
20 59 003062 004737 0000006 #BUF006
21
22 60 003066 012737 000400 0000006 #BUF006
23 61 003074 004737 0000006 #BUF006
24 62 003100 012637 0000006 #BUF006
25 63 003104 023720 0002006 #BUF006
26
27 64 003110 001752 MOV 400,DENS ;SET DOUBLE DENSITY
28 65 003112 001752 JSR PC,EMPF ;EMPTY BUFFER
29 66 003132 CHP BUF2+200,(RD) ;RESTORE DENSITY
30
31 67 003140 BEQ 30$ ;BR IF SO
32
33 68 99$! ;TABLE OF PATTERNS FOR CRC TEST
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100


```



```

1   1      ; THIS TEST WILL STEP FROM TRACK 0 TO TRACK 76 AND BACK AGAIN
2   2 003140
3   3 003140
4   4 003144
5   5 003152 005037 0000006
6   6 003156          5$:           STEST
7   7 003156 005037 0000006          CLR      DIR
8   8 B 003162 105037 0000006          CLR     TRK
9   9 003166 112737 000001 0000006          NOVB  #1,SECT
10 10 003174          10$:          INC      IGNERR
11 11 003174 005237 0000006          JSR     PC,READ
12 12 003200 004737 0000006          BCC    15$    ;INHIBIT ERROR MESSAGE IN READ SECTOR ROUTINE
13 13 003204 103016
14 14 003206 005046
15 15 003210 113716 0000006          CLR     -(SP)
16 16 003214          NOVB  TRK,(SP)
17 17 ~003226          SVALUE (SF)+  JSR     PC,I0ERR
18 18 003234 004737 0000006          ERRMSG 23    ;CAN'T READ SECTOR HEADER ON TRACK
19 19 003240 000404          JSR     PC,I0ERR
20 20 003242          20$:          BR
21 21 003242 004737 0000006          15$:          JSR     PC,READC
22 22 003246 004737 0000006          JSR     FC,CKTRK
23 23 003252          20$:          JSR     PC,READC
24 24 003252 005037 0000006          CLR      TST
25 25 003256 005737 0000006          TST     DIR
26 26 003262 001013          BNE    50$    ;STEPPING INT
27 27 003264 105237 0000006          INCB   TRK
28 28 003270 123727 0000006 000115          CMPB   TRK,#77.
29 29 003276 002736          BLT    10$    ;DONE?
30 30 003300 005237 0000006          INC     DIR
31 31 003304 105337 0000006          DECB   TRK
32 32 003310 000731          PR     10$    ;BR IF NOT
33 33 003312          50$:          INC     DIR
34 34 003312 105337 0000006          DECB   TRK
35 35 003316 100326          BPL    10$    ;DONE?
36 36 003320 005737 0000006          TST     SIDES
37 37 003324 001406          EQ     99$    ;SINGLE SIDE?
38 38 003326 005737 0000006          TST     SIDE2
39 39 003332 001003          BNE    99$    ;BR IF SO
40 40 003334 005237 0000006          INC     SIDE2
41 41 003340 000706          BR     5$    ;FINISHED SECOND SIDE?
42 42 003342          99$:          INC     SIDE2
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69

```



```
1      ; THIS TEST WILL FORMAT THE DISKETTE TO SINGLE DENSITY
2      ; AND CHECK FOR BAD BLOCKS
3 003342
TEST7:
4 003342
5 003346
6 003354 042737 000400 00000000
7 003362 004737 00000000
8 003366 004737 00000000
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
```

```
TEST <FORMAT SINGLE DENSITY AND CHECK BLOCKS>
STEST
BIC    $400,DENS  !SINGLE DENSITY
JSR    PC,FRNT   !FORMAT THE DISKETTE
JSR    PC,BLKCHK !CHECK FOR BAD BLOCKS


THIS TEST WILL FORMAT THE DISKETTE TO DOUBLE DENSITY
AND CHECK FOR BAD BLOCKS
TEST10:
TEST <FORMAT DOUBLE DENSITY AND CHECK BLOCKS>
STEST
BIS    $400,DENS  !DOUBLE DENSITY
JSR    PC,FRNT   !FORMAT DOUBLE DENSITY
JSR    PC,BLKCHK
```



```


1      ; THIS TEST WILL CHECK THAT AN ILLEGAL TRACK OR SECTOR
2      ; WILL BE PROCESSED AS AN ERROR
3      TEST    <TEST ILLEGAL TRACK AND SECTOR>
4      TESTII: STEST
5      INC    IGNERR
6      MOVR  $1,SECT
7      CLR   SINE2
8      INC    IGNERR
9      MOVR  $1,SECT
10     JSR   FC,READ
11     MOV   STATUS,R3
12     ;TRY TO READ
13     MOV   STATUS,R3
14     ;LOAD STATUS
15     BIC   #37537,R3
16     CMP   $100040,R3
17     BEQ   4
18     CMP   $100040,R3
19     BEQ   4
20     MOV   ESTAT,-(SP)
21     BIC   $177672,(SP)
22     SVALUE #0,(SP)+ ;MASK OFF UNWANTED BITS
23     ERMMSG 1 ;STATUS ERROR
24     BIT   $105,EBIT1
25     BEQ   8
26     MOV   ESTAT,-(SP)
27     BIC   $177672,(SP)
28     SVALUE #0,(SP)+ ;MASK OFF UNWANTED BITS
29     ERMMSG 1 ;STATUS ERROR
30     NOV
31     ECTBPT,R3
32     CMP   $40,(R3)
33     BEQ   12
34     CLR   R2
35     MOVB (R3),R2
36     SVALUE #40,R2 ;DISPLAY INCORRECT ERROR CODE
37     ERMMSG 14 ;WRONG ERROR CODE
38     CLR   SECT
39     CLR   TRK
40     JSR   FC,READ
41     MOV   STATUS,R3
42     BIC   #37537,R3
43     CMP   $100040,R3
44     BEQ   14
45     SVALUE #100040,R3 ;CHECK FOR ERROR AND DONE
46     ERMMSG 13 ;ILLEGAL SECTOR NOT DETECTED*
47     MOV   ESTAT,R2 ;GET ERROR
48     BIC   $140742,R2 ;CLEAR INTERRUPT PENDING
49
50
51
52
53
54
55
56
57
58
59
60

```



MTI RX02 DIAGNOSTIC MACRO V04.00 10-MAR-83 00:11:43 PAGE 13-1


```
1 43 003732 005702          TST      R2      ;STATUS 07
2 44 003734 001413          BEQ     18$    ;BR IF 80
3 45 003736                  SVALUE  $0,R2
4 46 003756                  ERRMSG 1      ;STATUS ERROR
5 47 003764 013703 000000G   18$:    MOV     ECTBPT,R3
6 48 003770 022713 000070          CMP     $70,(R3) ;ERROR CODE 70 FOR ILLEGAL TRACK
7 49 003774 001415          RER     22$    ;BR IF OK
8 50 003776 005002          CLR     R2
9 51 004000 111302          MOVB   (R3),R2
10 52 004002                  SVALUE $70,R2 ;DISPLAY INCORRECT ERROR CODE
11 53 004022                  ERRMSG 14 ;ERROR CODE WRONG
12 54 004030 005037 000000G   22$:    CLR     IGNORE
13 55 004030
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
```




```

1      ! THIS TEST WILL WRITE VARIOUS PATTERNS TO RANDOM SECTORS,
2      ! READ THE DATA BACK AND COMPARE.
3 004034          TEST    <TEST WRITE SECTOR USING RANDOM TRACK AND SECTORS>
4 004034          STEST
5 004040          H0V    #100,-(SP) !WRITE 100 SECTORS
6 004046 012746 000144 99!          H0V    #PATRN2,R2 !TABLE OF PATTERNS
7 004052          H0V
8 004052 012702 0000006
9 004056          10!:          TST    (SP)
10 004056 005716          BNE   15$  !DONE?
11 004060 001002          JMP
12 004062 000137 004154          BNE   15$  !BR IF NOT
13 004066          H0V
14 004066 012204          (R2)+,RA
15 004070 020204          CNF   R2,RA
16 004072 001767          BEQ   5$  !DONE WITH PATTERNS?
17 004074 005316          DEC   (SP) !START OVER IF SO
18 004076 012703 0000006          H0V    #BUF1,R3
19 004102 004737 0000006          JSR   PC,BUFFL
20 004106 004737 0000006          JSR   PC,FILLBF
21 004112 004737 0000006          JSR   PC,RANTRK
22 004116 004737 0000006          JSR   PC,RANSEC
23 004122 004737 0000006          JSR   PC,RANSID
24 004126 004737 0000006          JSR   PC,WRITE
25 004132 103751          BCS   10$  !GET A RANDOM SIDE IF DOUBLE SIDED
26 004134 004737 0000006          JSR   PC,READ
27 004140 103746          BCS   10$  !EMPTY BUFFER
28 004142 004737 0000006          JSR   PC,EMPFBF
29 004146 004737 0000006          JSR   PC,CMPBF
30 004152 000741          BR   10$  !COMPARE FILL AND EMPTY DATA
31 004154          99!          TBT   (SP)+ !RESTORE STACK
32 004154 005726


```



```
1      ; THIS TEST WILL WRITE A DELETED DATA SECTOR AND THEN
2      ; READ THE SECTOR TO ENSURE THAT THE DELETED DATA BIT IS
3      ; SET AND THE BUFFER CONTENTS ARE VALID.
4 004156
5 004156
6 004162
7 004170 012746 000012
8 004174          5$!    MOV     $10,-(SP)  ;NUMBER OF ATTEMPTS
9 004174 004737 0000006   JSR     PC,FILLBF ;FILL BUFFER
10 004200 004737 0000006   JSR     FC,RANTRK
11 004204 004737 0000006   JSR     PC,RANSEC
12 004210 004737 0000008   JSR     PC,RANSID
13 004214 004737 0000008   JSR     PC,WRITDD ;WRITE DELETED DATA
14 004220 103412          BCS     10$                10$
15 004222 004737 0000006   JSR     PC,READ
16 004226 103407          BCS     10$                ;CHECK THE DELETED DATA BIT
17 004230 004737 0000006   JSR     PC,CKID
18 004234 004737 0000008   JSR     PC,EMPFBF ;EMPTY BUFFER
19 004240 004737 0000006   JSR     PC,CMPBFA ;CHECK DATA
20 004244 000402          BR     99$                ;EXIT
21 004246          10$:!  DEC     (SP)
22 004246 005316          BNE     5$                ;TRY AGAIN?
23 004250 001351          BNE     ;BR IF SO
24 004252          99$:!  TST     (SP)+ ;RESTORE STACK POINTER
25 004252 005726          36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
```



1 THIS TEST WILL;
2 ; 1. FORMAT DOUBLE DENSITY, SET MEDIA SINGLE DENSITY, BLOCK CHECK
3 ; 2. FORMAT SINGLE DENSITY, SET MEDIA DOUBLE DENSITY, BLOCK CHECK
4 004254
5 004254
6 004260 052737 000400 0000006 TEST
7 004266 052737 000400 0000006 STEST
8 004274 004737 0000006 BIS
9 004300 042737 000400 0000006 JSR \$400,IENS
10 004306 005237 0000006 PC,FRMT
11 004312 004737 0000006 INC
12 004316 005037 0000006 BIC
13 004322 004737 0000006 JSR \$400,IENS
14 004326 004737 0000006 SMEDIA
15 004332 052737 000400 0000006 JSR PC,FRMT
16 004340 005237 0000006 CLR
17 004344 004737 0000006 SMEDIA
18 004350 005037 0000006 JSR \$400,IENS
19 004354 004737 0000006 PC,BLKCHK
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60




```


1   ! THIS TEST WILL DETERMINE IF FAULTY RAM ADDRESSING IS CAUSING
2   ! BITS TO BE SET IN HIGH AND LOW SECTOR BUFFER AREAS OF RAM.
3   TEST15:          TEST <RAM ADDRESSING TEST>
4   STEST           INC IGNERR
5   STEST           CLR R4      ;PATTERN
6   004360          005237 000000G
7   004364          005004
8   004376          005004
9   004400          012703 000000G
10  004404          004737 000000G
11  004414          052737 000400 000000G
12  004422          004737 000000G
13  004426          012704 177777
14  004432          012703 000000G
15  004436          004737 000000G
16  004442          042737 000400 000000G
17  004450          004737 000000G
18  004454          052737 000400 000000G
19  004462          004737 000000G
20  004466          005037 000200G
21  004472          004737 000000G
22  004476          012704 177777
23  004502          012703 000000G
24  004506          004737 000000G
25  004512          052737 000400 000000G
26  004520          004737 000000G
27  004524          005004
28  004526          012703 000000G
29  004532          004737 000000G
30  004536          042737 000400 000000G
31  004544          004737 000000G
32  004550          052737 000400 000000G
33  004556          004737 000000G
34  004562          012737 177777 000200G
35  004570          004737 000000G
36  004574          005037 000000G
37  004600          000000G

INC IGNERR
CLR R4      ;PATTERN
HVR *BUF1,R3
JSR PC,BUFFL ;FILL BUFFER WITH ZEROES
PUSH BIS    ;SAVE DENSITY
BIS #400,DENS ;DOUBLE DENSITY
MOV PC,FILLBF ;DOUBLE DENSITY FILL WITH ZEROES
MOV *177777,R4
MOV *BUF1,R3
JSR PC,BUFFS ;FILL FIRST HALF WITH ONES
BIC #400,DENS ;SINGLE DENSITY FILL WITH ONES
JSR PC,FILLBF
BIS #400,DENS ;DOUBLE DENSITY EMPTY
JSR PC,EMPBF ;CRC WORD
CLR BUF2+200
JSR PC,CMPBF D
MOV *177777,R4
MOV *BUF1,R3
JSR PC,BUFFL ;FILL BUFFER WITH ONES
BIS #400,DENS ;DOUBLE DENSITY
JSR PC,FILLBF ;DOUBLE DENSITY FILL WITH ONES
CLR R4
MOV *BUF1,R3
JSR PC,BUFFS ;FILL FIRST HALF WITH ZEROES
BIC #400,DENS ;SINGLE DENSITY FILL WITH ZEROES
JSR PC,EMPBF ;DOUBLE DENSITY EMPTY
MOV PC,CMPBF D
CLR IGNERR
POP DENS    ;RESTORE DENSITY

```




```
1      1      THIS TEST WILL FILL EACH WORD IN THE BUFFER WITH
2      2      ITS OFFSET AND WRITE AND VERIFY THE DATA TO RANDOM
3      3      SECTORS OF THE DISK.
4      4      004604
5      5      004604
6      6      004610      TEST    <WRITE DATA CONSISTING OF OFFSET NUMBER>
7      7      004616      012746      000144      STEST
8      8      004622      012703      0000000B      MOV    $100,-(SP)      ;NUMBER OF PASSES
9      9      004626      005004      CLR     R4      ;BUF1,R3      ;BUFFER LOC
10     10     004630      010423      MOV    R4,(R3)+      ;PATTERN
11     11     004630      010423      TST    -(R4)+      ;INCREMENT PATTERN
12     12     004632      005724      CMP    R4,$400      ;DONE WITH PATTERN
13     13     004634      020427      000400      BLT    10$      ;BR IF NOT
14     14     004640      002773      20$:
15     15     004642      004737      00000006      JSR    FC,FILLBF      ;FILL BUFFER FUNCTION
16     16     004642      004737      00000006      JSR    PC,RANTRK      ;RANDOM TRACK
17     17     004646      004737      00000006      JSR    FC,RANSEC      ;RANDOM SECTOR
18     18     004652      004737      00000003      JSR    PC,RANSID      ;RANDOM SIDE IF DOUBLE SIDED
19     19     004656      004737      00000006      JSR    PC,WRITE      ;PC,WRITE
20     20     004662      004737      00000006      JSR    PC,READ      ;PC,READ
21     21     004666      004737      00000006      JSR    FC,EMPF      ;FC,EMPF
22     22     004672      004737      00000006      JSR    PC,CMPBF      ;COMPARE BUFFERS
23     23     004676      004737      00000006      DEC    (SP)      ;DONE WITH TEST?
24     24     004702      005316      001356      BNE    20$      ;BR IF NOT
25     25     004704      001356      TST    (SP)+      ;RESTORE STACK POINTER
26     26     004706      005726      00000006      31      32      33      34      35      36      37      38      39      40      41      42      43      44      45      46      47      48      49      50      51      52      53      54      55      56      57      58      59      60
```



```

1      ; THIS TEST WILL ONLY BE PERFORMED IF A DISKETTE IS INSERTED
2      ; IN DRIVE 0. THE TEST WILL WRITE ALL ONES TO SECTOR 1 OF TRACK 1,
3      ; IT WILL THEN INITIALIZATE THE DRIVE AND DO AN EMPTY BUFFER TO
4      ; VERIFY THAT SECTOR 1 OF TRACK 1 WAS READ BECAUSE OF THE INITIALIZE.
5      ;TEST17: TEST <TEST CONTROLLER BUFFER AFTER AN INITIALIZE>
6
7      STST
8      TSTDRO
9      BCC 10$ ;BR IF SO
10     COMMENT <DRIVE 0 NOT READY-CAN'T READ SECTOR 1, TRACK 1>
11     BR 99$ ;READ SIDE 1
12
13     005032 005037 0000006 CLR SINE2
14     005036 012703 0000006 MOV $BUF1,R3
15     005042 012704 17777 MOV $17777,R4
16     005046 004737 0000006 JSR PC,BUFFIL
17     005052 004737 0000006 JSR PC,FILLBF
18     005056 112737 000001 0000006 MOVB #1,TBK
19     005064 112737 000001 0000006 MOVB #1,SECT
20     005072 004737 0000006 JSR PC,WRITE
21     005076 103426 BCS 99$ ;WRITE SECTOR 1 OF TRACK 1
22
23     005100 012703 0000006 MOV $BUF1,R3
24     005104 005004 CLR R4
25     005106 004737 0000006 JSR PC,BUFFIL
26     005112 004737 0000006 JSR PC,FILLBF
27     005122 012704 17777 MOV $17777,R4
28     005126 004737 0000006 JSR PC,BUFFIL
29     005132 012777 0000006 0000006 MOU $BIT14,0RXCS ;RESTORE CPU BUFFER
30     005140 004737 0000006 JSR PC,CINIT ;INITIALIZE
31     005144 004737 0000006 JSR PC,EMPF ;EMPTY BUFFER FUNCTION
32     005150 004737 0000006 JSR PC,CMPBFA ;COMPARE BUFFERS
33     005154 99$ ;COMPARE BUFFERS
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60


```



```


1      ; THIS TEST WILL VERIFY THAT A NON-EXISTENT MEMORY
2      ; LOCATION WILL CAUSE THE NXN BIT TO BE SET
3 005154 TEST20! TEST <TEST NON-EXISTENT MEMORY PROCESSING>
4 005154
5 005160 CLR B22FLG
6 005166 005037 0000006 MOV $130403,PRXCS ;EMPTY BUFFER (A16, A17 SET)
7 005172 012777 030403 0000006 JSR PC,TRWAIT
8 005200 004737 0000006 BIT $2000,PRXCS ;22 BIT ADDRESSING?
9 005204 032777 002000 0000006 BEQ 2$ ;BR IF NOT
10 005212 001402 INC B22FLG
11 005214 005237 0000006
12 005220 23$:
13 005220 012777 000200 0000006 MOV #200,PRXDB ;WORD COUNT
14 005226 004737 0000006 JSR FC,TRWAIT
15 005232 012777 177600 0000006 NOV #177600,PRXDB ;ILLEGAL BUS ADDRESS
16 005240 005737 0000006 TST B22FLG ;22 BIT ADDRESSING?
17 005244 001405 BEQ 5$ ;BR IF NOT
18 005246 004737 0000006 JSR PC,TRWAIT
19 005252 012777 000017 0000006 NOV #17,PRXDB ;WAIT FOR TRANSFER READY
20 005260 005005 5$:
21 005260 005005 CLR R5
22 005262 10$:
23 005262 005305 DEC R5
24 005264 001376 BNE 10$:
25 005266 017705 0000006 MOV PRXDB,R5
26 005272 032705 004000 BIT $4000,R5 ;NXN BIT SETT
27 005276 001016 BNE 20$:
28 005300 010504 MOV R5,R4
29 005302 052704 004000 BIS $4000,R4
30 005306 SVALUE R5,R4
31 005324 ERRMSB 26
32 005332 000422 BR -30$:
33 005334 20$:
34 005334 005777 0000006 TST PRXCS ;ERROR BIT SET?
35 005340 100417 BMI 30$ ;BR IF SO
36 005342 017705 0003009 MOV PRXCS,R5
37 005346 052705 100000 BIS $100000,RS5
38 005352 SVALUE PRXCS,R5
39 005372 ERRMSG 27
40 005400 30$:

```



1 THIS TEST WILL WRITE A RANDOM PATTERN TO RANDOM SECTORS,
2 !PERFORM AN INIT TO HOME THE DRIVE AND VERIFY THE DATA.
3 TEST21:
4 TEST <WRITE RANDOM SECTOR DATA>

5 STEST
6 005412 012746 000144 MOV #100,-(SP) ;NUMBER OF SECTORS
7 005416 004737 0000006 JSR PC,RANDOM ;GET RANDOM VALUE
8 005422 013704 0000006 HOU RANVAL,R4
9 005426 012703 0000006 MOV #\$BUF1,R3
10 005432 004737 0000006 JSR PC,BUFFIL ;FILL THE LSI BUFFER FUNCTION
11 005436 004737 0000006 JSR PC,FTLBF ;FILL BUFFER FUNCTION
12 005442 004737 0000006 JSR PC,RANTRK ;RANDOM TRACK
13 005446 004737 0000006 JSR PC,RANSEC ;RANDOM SECTOR
14 005452 004737 0000006 JSR PC,RANSID ;RANDOM SIDE IF DOUBLE SIDED
15 005456 004737 0000006 JSR PC,WRITE
16 005462 103416 BCS 40\$
17 005464 012777 0400000 MOV #400000,\$RXC5 ;INITIALIZE FUNCTION
18 005472 032777 0000006 30\$! BIT #BIT2,\$RXR5 ;INITIALIZE DONE?
19 005472 032777 0000006 BEQ 30\$;BR IF NOT
20 005500 001774 JSR FC,READ
21 005502 004737 0000006 BCS 40\$
22 005506 103404 JSR FC,EMPF ;EMPTY BUFFER FUNCTION
23 005510 004737 0000006 JSR PC,CNPBFA ;VERIFY THE DATA
24 005514 004737 0000006 40\$!
25 005520 005316 DEC (SP) ;NONE?
26 005522 001335 BNE 10\$;BR IF NOT
27 005524 005726 TST (SP)+ ;RESTORE THE STACK POINTER



```

1      ; THIS TEST WILL LOAD THE HEADS AT TRACKS 0,76,1,75, ETC. THE TEST
2      ; WILL TRY TO LOAD THE HEADS AT THE SAME SPOT ON EACH TRACK,
3      ; FINALLY, A BAD BLOCK TEST WILL BE USED TO CHECK FOR MEDIA WEAR.
4      TEST <TAP TEST>
5      TEST22: TEST <TAP TEST>
6      GTEST CLR TAPTRK
7      CLR SIDE2
8      MOV TAPASS,-(SP)  NUMBER OF PASSES
9      MOVB $1,SECT
10     MOVB 10$:
11     MOVB 10$:
12     MOVB 20$:
13     MOVB 20$:
14     MOVB 20$:
15     MOVB 20$:
16     MOVB 20$:
17     MOVB 20$:
18     MOVB 20$:
19     MOVB 20$:
20     MOVB 20$:
21     MOVB 20$:
22     MOVB 20$:
23     MOVB 20$:
24     MOVB 20$:
25     MOVB 20$:
26     MOVB 20$:
27     MOVB 20$:
28     MOVB 20$:
29     MOVB 20$:
30     MOVB 20$:
31     MOVB 20$:
32     MOVB 20$:
33     MOVB 20$:
34     MOVB 20$:
35     MOVB 20$:
36     MOVB 20$:
37     MOVB 20$:
38     MOVB 20$:
39     MOVB 20$:
40     MOVB 20$:
41     MOVB 20$:
42     MOVB 20$:

        JSR PC,60$          ;UNLOAD HEADS BEFORE SEEKING
        JSR TAPTRK,TRK
        JSR FC,READ
        BCS 30$             ;TO SEEK THE TRACK
        JSR FC,60$          ;DELAY
        INC IGNERR           ;IGNORE ERROR
        JSR FC,READ
        CLR IGNERR           ;TO LOAD THE HEADS


        JSR PC,60$          ;UNLOAD HEADS BEFORE SEEKING
        JSR NOV               ;CALCULATE THE CORRESPONDING TRACK
        SUB TAPTRK,(SP)
        MOVB (SP)+,TRK
        JSR PC,READ
        BCS 40$              ;SEEK THE TRACK

        JSR PC,60$          ;UNLOAD HEADS BEFORE SEEKING
        JSR INC IGNERR         ;BR IF NOT
        BNE 10$               ;DONE WITH TAPPING?
        JSR DEC (SP)
        BNE 10$               ;BR IF NOT
        JSR INC (SP)+          ;RESTORE STACK POINTER
        JSR PC,BLKCHR
        BR 99$                ;BAD BLOCK CHECK
        JSR TAPDLH,R4
        MOV 60$:

```



	43	005724	013705	0000006	65\$!	MOV	TAPULL,R5
1	44	005730					
2	45	005730	005305			DEC	R5
3	46	005732	001376			BNE	65\$
4	47	005734	005304			DEC	R4
5	48	005736	001374			BNE	65\$
6	49	005740	000207			RTB	PC
7	50	005742			99\$!		
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							
42							
43							
44							
45							





MTI RX02 DIAGNOSTIC
SYMBOL TABLE

MACRO U04.00 10-MAR-83 00:11:43 PAGE 23-1

ABORT = ***** 6	DELAY = ***** 6	INTA = ***** 6	RANSEC= ***** 6	STARTM= ***** 6
ALGTSN= ***** 6	DENS = ***** 6	IOERR = ***** 6	RANSI= ***** 6	STATUS= ***** 6
AUTOM = ***** 6	DIR = ***** 6	IFL = ***** 6	RANTRK= ***** 6	STRBUF= ***** 6
DNSEC = ***** 6	DNWAIT= ***** 6	LGLEC = ***** 6	RANVAL= ***** 6	STRK = ***** 6
DRTRK = ***** 6	DRERR = ***** 6	LGLECN= ***** 6	RDEC = ***** 6	STRMEN= ***** 6
DTTO = ***** 6	DRIVE = ***** 6	LGLECZ= ***** 6	READ = ***** 6	STRTUP= ***** 6
DTT1 = ***** 6	DRIVE0= ***** 6	NCONTR= ***** 6	READC= ***** 6	STTST = ***** 6
DTT10 = ***** 6	DRPTR = ***** 6	NUM = 000023	REG0 = ***** 6	SYM = 000001
DTT11 = ***** 6	DTT16= ***** 6	OPTION= ***** 6	REG1 = ***** 6	TAPASS= ***** 6
DTT12 = ***** 6	ERUF = ***** 6	OUTNUM= 000002	REG2 = ***** 6	TAPDLH= ***** 6
DTT13 = ***** 6	ECODE = ***** 6	PARML1= ***** 6	REG3 = ***** 6	TAPDL= ***** 6
DTT14 = ***** 6	ECTBPT= ***** 6	PARML6= ***** 6	REG5 = ***** 6	TAPTRK= ***** 6
DTT15 = ***** 6	EMPBF = ***** 6	PARM24= ***** 6	REG6 = ***** 6	TAPTSN= ***** 6
DTT2 = ***** 6	ENDST= ***** 6	PARM26= ***** 6	FLINE = ***** 6	TCTNMR= 000023 6
DTT3 = ***** 6	EOP = ***** 6	PARM30= ***** 6	RSEC = ***** 6	TEST1 = 00204R
DTT4 = ***** 6	ERBYCD= ***** 6	PARM31= ***** 6	RSTS = ***** 6	TEST10 = 003372R
DTT5 = ***** 6	ERBYTK= ***** 6	PARM32= ***** 6	RTCT = ***** 6	TEST11 = 003422R
DTT6 = ***** 6	ERROR= ***** 6	PARM33= ***** 6	RXCS = ***** 6	TEST12 = 004034R
DTT7 = ***** 6	ERVEQ= ***** 6	PARM34= ***** 6	RXCSD = ***** 6	TEST13 = 004156R
DTT8 = ***** 6	ESEC = ***** 6	PARM36= ***** 6	RXCSD1 = ***** 6	TEST14 = 004254R
DTT9 = ***** 6	ESTAT = ***** 6	PARMA = ***** 6	RXDB = ***** 6	TEST15 = 004360R
DTLCKHK= ***** 6	ETRK = ***** 6	PARI = ***** 6	RXDB1 = ***** 6	TEST16 = 004604R
DTBUFFL= ***** 6	EXTEND= ***** 6	PAR2 = ***** 6	RXLIV = ***** 6	TEST17 = 004710R
DTBUFIS= ***** 6	FBUF = ***** 6	PAR3 = ***** 6	RXSEL = ***** 6	TEST18 = 004810R
DTBUFLN= ***** 6	FILLBF= ***** 6	PAR4 = ***** 6	RXVEC = ***** 6	TEST19 = 004910R
DTBUF1 = ***** 6	FMTYPE= ***** 6	PAR5 = ***** 6	RXVEC0= ***** 6	TEST20 = 005154R
DTUF2 = ***** 6	FRMT = ***** 6	PAR7 = ***** 6	RXVEC1= ***** 6	TEST21 = 005400R
DT22FLG= ***** 6	FUN = ***** 6	FATRN = ***** 6	SAVE1 = ***** 6	TEST22 = 005526R
DCSRIT= ***** 6	GO = ***** 6	PATRN1= ***** 6	SAVE2 = ***** 6	TEST23 = 005742R
DCDBITE= ***** 6	GDEC = ***** 6	PATRN2= ***** 6	SB = ***** 6	TEST24 = 002306R
DKD0 = ***** 6	HOTRK = ***** 6	PRO = ***** 6	SCNTNR= 000023	TEST25 = 002500R
DKINIT= ***** 6	HEAD = ***** 6	PR1 = ***** 6	SECMAX= ***** 6	TEST26 = 003342R
DKTRK = ***** 6	HOLSTC= ***** 6	IGNERR= ***** 6	PR2 = ***** 6	TKS = ***** 6
DLERRA= ***** 6	IL = ***** 6	IL1 = ***** 6	PR3 = ***** 6	TMP1 = ***** 6
DLERRZ= ***** 6	ILPTR = ***** 6	ILPTR = ***** 6	SIDES = ***** 6	TMPL2 = ***** 6
DMPBFI= ***** 6	ILTL = ***** 6	PR4 = ***** 6	SIDE2 = ***** 6	TNHLAB = 006430R6
DMPBFD= ***** 6	IL1 = ***** 6	PR5 = ***** 6	SMEDIA= ***** 6	TNUM = 000024
DMTR = ***** 6	INFLAG= ***** 6	PR7 = ***** 6	SOP = ***** 6	TOPHEM= ***** 6
DCOUNTE= ***** 6	INIT = ***** 6	RANDOM= ***** 6	SRO = ***** 6	TRK = ***** 6
DCRCVAL= ***** 6	INITC0= ***** 6	RANDU1= ***** 6	SSEC = ***** 6	TRKMAX= ***** 6
DNBBIT= ***** 6	INITC1= ***** 6	RANDU2= ***** 6	START = ***** 6	TRWAIT= ***** 6

